DocumentCode
3267115
Title
A self-restored current-mode CMOS multiple-valued logic design technique and its applications
Author
Teng, Daniel H Y ; Bolton, Ronald J.
Author_Institution
Dept. of Electr. Eng., Saskatchewan Univ., Saskatoon, Sask., Canada
fYear
2004
fDate
19-22 May 2004
Firstpage
204
Lastpage
209
Abstract
This paper presents a multiple-valued logic design technique using self-restored current-mode CMOS (CMCL). The design technique is discussed with two practical circuit examples, including a majority circuit and a tally circuit. The resulting circuits are also compared with their binary equivalents in terms of area.
Keywords
CMOS logic circuits; current-mode logic; logic design; majority logic; CMCL area requirements; CMOS multiple-valued logic; majority circuit; self-restored current-mode CMOS; tally circuit; CMOS logic circuits; Logic design;
fLanguage
English
Publisher
ieee
Conference_Titel
Multiple-Valued Logic, 2004. Proceedings. 34th International Symposium on
ISSN
0195-623X
Print_ISBN
0-7695-2130-4
Type
conf
DOI
10.1109/ISMVL.2004.1319942
Filename
1319942
Link To Document