Title :
Physical design of YAK SoC by using an efficient clock tree synthesis method
Author :
Pan, Jing ; Hou, Ligang ; Chang, Da ; Peng, Xiaohong ; Wu, Wuchen
Author_Institution :
VLSI & Syst. Lab., Beijing Univ. of Technol., Beijing, China
Abstract :
With the rapid development of deep submicron (DSM) VLSI circuit design, many issues such as time closure and power consumption are making the physical design more and more challenging. This paper proposes a method aiding in low clock skew which is applicable to the clock tree synthesis (CTS) design flow. The method works by breaking up the original clock root into several pseudo clock sources at the gate level. The method has been used in the physical design of YAK SoC chip and achieves good results.
Keywords :
VLSI; integrated circuit design; system-on-chip; YAK SoC; clock tree synthesis design flow; deep submicron VLSI circuit design; efficient clock tree synthesis; Clocks; Delay; Power demand; Routing; Silicon; Synchronization; System-on-a-chip; clock tree synthesis; low clock skew; physical design;
Conference_Titel :
Electric Information and Control Engineering (ICEICE), 2011 International Conference on
Conference_Location :
Wuhan
Print_ISBN :
978-1-4244-8036-4
DOI :
10.1109/ICEICE.2011.5777509
