Title :
A Synchronization Coprocessor Architecture for WCDMA/OFDM Mobile Terminal Implementations
Author :
Harju, Lasse ; Nurmi, Jari
Author_Institution :
Tampere Univ. of Technol., Tampere
Abstract :
Wireless communications are evolving towards multistandard systems. The complexity of mobile terminals will increase dramatically as multiple radio interfaces need to be supported. Programmability will be essential in order to manage the increased complexity of the receiver baseband processing, and to minimize product development time. A programmable coprocessor architecture is presented that is targeted for implementing the synchronization algorithms of WCDMA and OFDM receivers. The coprocessor is a part of a programmable WCDMA/OFDM baseband receiver platform targeted for dual- mode mobile terminal implementations. The coprocessor architecture is presented and the programming interface designed for the coprocessor is explained in detail. The coprocessor has been implemented with a register-transfer-level VHDL description and synthesis with 0.13 mum standard cell CMOS technology. Simulation and synthesis results are given.
Keywords :
OFDM modulation; broadband networks; code division multiple access; coprocessors; hardware description languages; radio receivers; synchronisation; telecommunication computing; OFDM mobile terminal; VHDL description; WCDMA mobile terminal; baseband receiver; multiple radio interfaces; programming interface; synchronization coprocessor architecture; Baseband; CMOS technology; Computer architecture; Coprocessors; Frequency synchronization; Multiaccess communication; OFDM; Programming profession; Receivers; Software libraries;
Conference_Titel :
System-on-Chip, 2005. Proceedings. 2005 International Symposium on
Conference_Location :
Tampere
Print_ISBN :
0-7803-9294-9
DOI :
10.1109/ISSOC.2005.1595664
