High speed bus design using HSPICE optimization techniques based on the worst case design approach

In this paper, a deterministic “worst case” design approach based on the HSPICE technique for the interconnect and package optimization of high speed digital circuits is presented. The HSPICE technique is based on using user-defined parameters to central component values and trace dimensions and specifying optimization parameters. To demonstrate the technique, an example of a high speed data bus is presented