A digital designer´s guide to phase-locked loop clock drivers

This paper will discuss the basic behavior of a phase-locked loop (PLL) and investigate how this behavior will influence a design´s timing budget. By understanding the overall behavior of a PLL and applying design methodologies which address the adverse timing effects caused by this behavior one can successfully integrate PLL devices into a high performance clock distribution tree