DocumentCode :
3289069
Title :
Modelling reliability of flip chip on board assemblies implementing a correction function approach comparing analytical and finite element techniques
Author :
Muncy, Jennifer ; Baldwin, Daniel F.
Author_Institution :
IBM Corp., Fishkill, NY, USA
fYear :
2004
fDate :
July 14-16, 2004
Firstpage :
124
Lastpage :
130
Abstract :
To determine the reliability performance of electronic components, environmental tests, or accelerated life tests, are used to apply stresses to electronic packages that exceed the stress levels experienced in the filed. In theory, these elevated stress levels are used to generate the same failure mechanisms that are found in the field, only at an accelerated rate. Therefore, an acceleration factor is typically used to correlate (extrapolate) the accelerated life testing data to a field failure rate for a specified use condition. Often times this data is time consuming and expensive to obtain , hence a need exists for reducing the time to data for electronic components in reliability testing. A methodology is presented whereby existing reliability data can be leveraged to obtain" correction functions\´ which can be used to modify a mean time to failure, MTTF, estimated analytically or numerically. A suggested analytical model is presented in addition to the statistics based methodology that can be used obtain correction functions. The correction function approach is similar to approaches used for modifying fatigues strengths in engineering alloys. Fatigue strengths or endurance limits are modified to account for physical differences between the actual parts in that were used to obtain the fatigue data. The methodology presented allows for the use of numerous correction functions to adjust estimated life times of component level assemblies based on key correction factors that account for effects difficult or impractical to incorporate in the base prediction models. The methodology is effective in that it can leverage the utility of the life prediction enabled by finite element modelling. The potential correction factors are presented in a fishbone diagram accounting for effects such as substrate metallization, underfill delamination, solder joint voids, underfill voids, intermetallic thickness, etc. Using existing reliability data, the correction functions are determined via multiple linear regression analysis. To illustrate the utility of the life prediction methodology, a case study is presented for flip chip on board assemblies. The uncorrected fatigue life of the solder interconnects is estimated using a trilayer stack analytical model predicting plastic s- train and incorporating correction functions for the glass transition temperature of the underfill, an area ratio for the solder joint interconnect pads, and the substrate bond pad metallization.
Keywords :
failure analysis; flip-chip devices; integrated circuit reliability; life testing; microassembling; remaining life assessment; analytical techniques; board assemblies; bond pad metallization; correction function approach; electronic components; electronic packages; endurance limits; engineering alloys; environmental tests; failure mechanisms; failure rate; fatigue life; fatigue strengths; finite element techniques; flip chip; glass transition temperature; intermetallic thickness; life prediction; life tests; plastic strain; reliability modelling; reliability performance; reliability testing; solder interconnects; solder joint voids; stack analytical model; stress levels; substrate metallization; underfill delamination; underfill voids; Assembly; Electronic components; Electronic equipment testing; Failure analysis; Fatigue; Finite element methods; Flip chip; Life estimation; Life testing; Stress;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Electronics Manufacturing Technology Symposium, 2004. IEEE/CPMT/SEMI 29th International
ISSN :
1089-8190
Print_ISBN :
0-7803-8582-9
Type :
conf
DOI :
10.1109/IEMT.2004.1321644
Filename :
1321644
Link To Document :
بازگشت