Design of configurable chipping sequence generator for high-speed parallel samplers

The design is presented of a configurable length chipping sequence generator architecture that can be programmed with arbitrary binary sequences at low clock speeds of external digital controllers and can then generate the sequence periodically at multi-gigahertz rates. The design is scalable to allow for any sequence length and provides functionality to synchronise parallel channels across multiple devices.