DocumentCode
3304736
Title
Idealized operation of Class DE frequency multipliers
Author
Shinoda, Kokichi ; Fujii, Masahiro ; Matsuo, Matsuhzro ; Suetsuga, T. ; Mori, Shinsuke
Author_Institution
Dept. of Electr. Eng., Keio Univ., Yokohama, Japan
Volume
1
fYear
1996
fDate
12-15 May 1996
Firstpage
581
Abstract
This paper presents the analysis and experimental results of the Class DE frequency multipliers. In the analysis, the idealized operations of Class DE amplifier and frequency multipliers are investigated. As a result of this, it is found that the most optimum Class DE circuits are those which employ device capacitors as shunt capacitors and utilize minimum dead time, and whose switch voltage slopes are zero as switches turn on
Keywords
frequency multipliers; nonlinear network analysis; switched networks; Class DE amplifier; Class DE frequency multipliers; idealized operation; minimum dead time; shunt capacitors; Capacitance; Circuit analysis; Frequency; Operational amplifiers; Performance analysis; RLC circuits; Switched capacitor circuits; Switches; Switching circuits; Zero voltage switching;
fLanguage
English
Publisher
ieee
Conference_Titel
Circuits and Systems, 1996. ISCAS '96., Connecting the World., 1996 IEEE International Symposium on
Conference_Location
Atlanta, GA
Print_ISBN
0-7803-3073-0
Type
conf
DOI
10.1109/ISCAS.1996.540014
Filename
540014
Link To Document