DocumentCode :
3317594
Title :
Area-time efficient realization of multiple constant multiplication
Author :
Xin Lou ; Ya Jun Yu
Author_Institution :
Sch. of Electr. & Electron. Eng., Nanyang Technol. Univ., Singapore, Singapore
fYear :
2015
fDate :
24-27 May 2015
Firstpage :
962
Lastpage :
965
Abstract :
Multiple constant multiplication is a widely used technique in the implementation of digital signal processing algorithms. In this work, a novel RA-operation is proposed to generate potential additional fundamentals for the MCM problem. Based on the RA-operation, an algorithm is developed to optimize both critical path delay and hardware complexity of the MCM block. Simulation results show that critical path delay, area-delay product and power-delay product can be reduced significantly by using the proposed algorithm.
Keywords :
delay circuits; digital signal processing chips; MCM block; MCM problem; RA-operation; area-delay product; area-time efficient realization; critical path delay; digital signal processing algorithms; hardware complexity; multiple constant multiplication; power-delay product; Algorithm design and analysis; Complexity theory; Delays; Finite impulse response filters; Hardware; Optimization; Signal processing algorithms;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Circuits and Systems (ISCAS), 2015 IEEE International Symposium on
Conference_Location :
Lisbon
Type :
conf
DOI :
10.1109/ISCAS.2015.7168795
Filename :
7168795
Link To Document :
بازگشت