DocumentCode :
3322315
Title :
A 94-dB SFDR multi-bit audio-band delta-sigma converter with DAC nonlinearity suppression
Author :
George, Swetha S. ; Yu Song ; Ignjatovic, Zeljko
Author_Institution :
Univ. of Rochester, Rochester, NY, USA
fYear :
2015
fDate :
24-27 May 2015
Firstpage :
2041
Lastpage :
2044
Abstract :
A multi-bit Delta-Sigma ADC employing a nonlinearity suppressed feedback DAC is presented in this paper. Methodologies for a mismatch-insensitive design are proposed and investigated. Measurement results from prototypes fabricated in a 0.13μm process demonstrate that without dynamic-element-matching or calibration techniques, the Delta-Sigma modulator employing a 7-level feedback DAC achieves a SFDR of 94-dB at a sampling rate of 2-MHz. The differential input signal swing is 1 Vpp. Its dynamic range is 81-dB. Peak SNR and SNDR are 79-dB and 75-dB for a bandwidth of 20 Hz-25 kHz, respectively.
Keywords :
delta-sigma modulation; integrated circuit design; interference suppression; DAC nonlinearity suppression; SFDR multibit audio-band delta-sigma converter; bandwidth 20 Hz to 25 kHz; calibration techniques; delta-sigma modulator; dynamic-element-matching; mismatch-insensitive design; multibit delta-sigma ADC; nonlinearity suppressed feedback DAC; size 0.13 mum; Bandwidth; Calibration; Clocks; Linearity; Modulation; Prototypes; Switches;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Circuits and Systems (ISCAS), 2015 IEEE International Symposium on
Conference_Location :
Lisbon
Type :
conf
DOI :
10.1109/ISCAS.2015.7169078
Filename :
7169078
Link To Document :
بازگشت