DocumentCode
3332717
Title
Generation of Hazard Free Tests Using the D-Algorithm in a Timing Accurate System for Logic and Deductive Fault Simulation
Author
Kjelkerud, Eskil ; Thessen, Owe
Author_Institution
Royal Institute of Technology, STOCKHOLM, Sweden
fYear
1979
fDate
25-27 June 1979
Firstpage
180
Lastpage
184
Abstract
It is described how a timing accurate system for logic and deductive fault simulation can be used in the forward tracing part of the D-algorithm. The logic simulation is used for the forward implication and the verification phases. The deductive fault simulator is used for D-propagation. Some results from executions of the test generation program are presented.
Keywords
Algorithms; Circuit faults; Circuit simulation; Computational modeling; Computer simulation; Hazards; Logic testing; Sequential analysis; System testing; Timing;
fLanguage
English
Publisher
ieee
Conference_Titel
Design Automation, 1979. 16th Conference on
Type
conf
DOI
10.1109/DAC.1979.1600106
Filename
1600106
Link To Document