DocumentCode
334045
Title
Reduction of EMI by electric field method
Author
Xin, Wu ; Pong, M.H. ; Lee, C.M. ; Qian, Z.M.
Author_Institution
Hong Kong Univ., Hong Kong
Volume
1
fYear
1999
fDate
14-18 Mar 1999
Firstpage
135
Abstract
Parasitic capacitance between PCB traces have a severe influence on the EMC performance of switching mode power supplies. A novel layout approach based on field mapping is proposed to reduce crosstalk problems early in the PCB design stage and emission maps offer valuable visual aids to engineers. Simulation and experiments are carried out to verify this idea and software is developed to help engineers layout noisy and victim traces
Keywords
crosstalk; electric fields; electromagnetic compatibility; electromagnetic interference; printed circuit layout; switched mode power supplies; EMC performance; EMI reduction; PCB design; PCB traces; SMPS; crosstalk problems reduction; electric field method; emission maps; field mapping; parasitic capacitance; switching mode power supplies; Circuit simulation; Coupling circuits; Electromagnetic compatibility; Electromagnetic interference; Parasitic capacitance; Power engineering and energy; Switched-mode power supply; Switches; Switching circuits; Transmission line measurements;
fLanguage
English
Publisher
ieee
Conference_Titel
Applied Power Electronics Conference and Exposition, 1999. APEC '99. Fourteenth Annual
Conference_Location
Dallas, TX
Print_ISBN
0-7803-5160-6
Type
conf
DOI
10.1109/APEC.1999.749501
Filename
749501
Link To Document