DocumentCode
3346162
Title
Bit-plane and pass dual parallel architecture for coefficient bit modeling in JPEG2000
Author
Xu, Chao ; Han, Yanju ; Zhang, Yizhen
Author_Institution
Peking Univ., Beijing, China
Volume
5
fYear
2004
fDate
17-21 May 2004
Abstract
In this paper, the bit-plane and pass dual parallel architecture for coefficient bit modeling in JPEG2000 is proposed. It is a very high speed and efficient structure that is capable of encoding all bits of the wavelet coefficient in only one scan, and largely decreases the memory requirement. Additionally, in order to decrease the logic circuit requirements we propose a partial primitive-parallel technique to replace the whole channel-parallelism. Experimental results show that the architecture can encode about 15 times more than the pass-parallel encoding for the coefficient with 16 bits. And it only requires 3 K bits memory instead of 16 K bits for the pass-parallel encoding.
Keywords
image coding; parallel architectures; 16 K; 16 bit; 3 K; BPDP coding; JPEG2000 coefficient bit modeling; bit-plane and pass dual parallel coding; fractional bit-plane coding; logic circuit reduction; memory requirement reduction; parallel architecture; partial primitive-parallel technique; single-scan wavelet coefficient encoding; Arithmetic; Chaos; Image coding; Image representation; Logic circuits; Parallel architectures; Scalability; Standards development; Transform coding; Wavelet coefficients;
fLanguage
English
Publisher
ieee
Conference_Titel
Acoustics, Speech, and Signal Processing, 2004. Proceedings. (ICASSP '04). IEEE International Conference on
ISSN
1520-6149
Print_ISBN
0-7803-8484-9
Type
conf
DOI
10.1109/ICASSP.2004.1327053
Filename
1327053
Link To Document