DocumentCode
3350154
Title
ASIC vs. programmable logic devices (PLDs) for low complexity designs
Author
Young, Mark S.
Author_Institution
Sun Microsyst. Inc., Mountain View, CA, USA
fYear
1991
fDate
23-27 Sep 1991
Lastpage
37987
Abstract
Traditionally strong in random logic replacement and simple state machines, next generation programmable logic devices (PLD) have been touted as replacements for small ASIC designs. To test the claims of the PLD manufacturers, an LSI-based gate array is converted into a PLD
Keywords
CMOS integrated circuits; PLD programming; application specific integrated circuits; large scale integration; logic arrays; ASIC; ASIC replacement; LSI-based gate array; PLDs; low complexity designs; programmable logic devices; sea-of-gates; Application specific integrated circuits; Costs; Field programmable gate arrays; Logic devices; Logic gates; Manufacturing; Programmable logic arrays; Programmable logic devices; Sun; Testing;
fLanguage
English
Publisher
ieee
Conference_Titel
ASIC Conference and Exhibit, 1991. Proceedings., Fourth Annual IEEE International
Conference_Location
Rochester, NY
Print_ISBN
0-7803-0101-3
Type
conf
DOI
10.1109/ASIC.1991.242884
Filename
242884
Link To Document