DocumentCode
3361568
Title
A 20Gb/s SerDes transmitter with adjustable source impedance and 4-tap feed-forward equalization in 65nm bulk CMOS
Author
Philpott, R.A. ; Humble, J.S. ; Kertis, R.A. ; Fritz, K.E. ; Gilbert, B.K. ; Daniel, E.S.
Author_Institution
Special Purpose Processor Dev. Group, Mayo Clinic, Rochester, MN
fYear
2008
fDate
21-24 Sept. 2008
Firstpage
623
Lastpage
626
Abstract
The design and wafer probe test results of a 20 Gb/s Source-Series Terminated SerDes transmitter are presented. The integrated circuit, fabricated in a 65 nm bulk CMOS technology, transmits pre-emphasized data through the use of a 4-tap feed-forward equalizer. Transmitter output impedance is adjustable from 45 to 55 ohms. A power consumption of 167 mW at 1.1 V was measured at a transmit rate of 20 Gb/s.
Keywords
CMOS integrated circuits; integrated circuit manufacture; transmitters; 4-tap feed-forward equalization; CMOS technology; bit rate 20 Gbit/s; integrated circuit; power 167 mW; resistance 45 ohm to 55 ohm; source impedance; source-series terminated SerDes transmitter; voltage 1.1 V; wavelength 65 nm; CMOS integrated circuits; CMOS technology; Circuit testing; Energy consumption; Equalizers; Feedforward systems; Impedance; Integrated circuit technology; Probes; Transmitters;
fLanguage
English
Publisher
ieee
Conference_Titel
Custom Integrated Circuits Conference, 2008. CICC 2008. IEEE
Conference_Location
San Jose, CA
Print_ISBN
978-1-4244-2018-6
Electronic_ISBN
978-1-4244-2019-3
Type
conf
DOI
10.1109/CICC.2008.4672163
Filename
4672163
Link To Document