DocumentCode :
336923
Title :
Hardware architecture for real-time distance transform
Author :
Takala, Jam0 H. ; Viitanen, J.O. ; Saarinen, Jukka RP
Author_Institution :
Signal Process. Lab., Tampere Univ. of Technol., Finland
Volume :
4
fYear :
1999
fDate :
15-19 Mar 1999
Firstpage :
1957
Abstract :
A distance transform (DT) converts a binary image consisting of foreground (feature) and background (non-feature) pixels into a gray level image where each pixel contains the distance from the corresponding pixel to the nearest foreground pixel. The computation of the exact Euclidean DT is computationally complex task and, therefore, approximations are typically utilized. An area-efficient architecture for computing a DT approximation is presented. The architecture utilizes order-based encoded distance representation allowing simple bitwise operations to be used for determining the distance to the nearest foreground pixel in the constrained neighborhood. Tabulated distance values are used thus cumulative errors are avoided. Due to the simple operations real-time operation can be expected
Keywords :
approximation theory; digital signal processing chips; image coding; image representation; real-time systems; transform coding; transforms; area-efficient architecture; background pixels; binary image; bitwise operations; constrained neighborhood; distance transform approximation; exact Euclidean DT; foreground pixels; gray level image; hardware architecture; order-based encoded distance representation; real-time distance transform; real-time operation; Automation; Buffer storage; Computer architecture; Costs; Hardware; Image converters; Image storage; Laboratories; Pixel; Signal processing;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Acoustics, Speech, and Signal Processing, 1999. Proceedings., 1999 IEEE International Conference on
Conference_Location :
Phoenix, AZ
ISSN :
1520-6149
Print_ISBN :
0-7803-5041-3
Type :
conf
DOI :
10.1109/ICASSP.1999.758309
Filename :
758309
Link To Document :
بازگشت