Hardware modelling of JPEG2000 MQ-encoder

Image compression is one of the most important topics in the field of digital image processing. JPEG2000 is considered as a new image compression standard that offers the requirements needed nowadays. Efficient hardware implementation of this complex standard is a considerable challenge in order to embed the compression engine inside the imaging devices. MQ encoder is one of the main and important modules in the JPEG2000 encoder. This paper proposes a hardware model written in VHDL for this MQ encoder. The design fully achieves all the required performance, identified in the JPEG2000 standard with reasonable hardware specifications and its results are compared with other similar designs.