Positive-Feedback Source-Coupled Logic: a delay model

Author

Alioto, M. ; Fort, A. ; Pancioni, L. ; Rocchi, S. ; Vignoli, V.

Author_Institution

Dept. of Inf. Eng., Siena Univ., Italy

Volume

2

fYear

2004

fDate

23-26 May 2004

Abstract

This paper deals with Positive Feedback Source-Coupled Logic (PFSCL) style, that is obtained by introducing positive feedback in traditional single-ended SCL logic. A delay model of PFSCL gates is derived by properly linearizing the circuit and then simplifying its analysis by eliminating the feedback loop. The analytical expression is simple and suitable for pencil-and-paper calculations. Each delay contribution has an evident meaning, and is thus useful to gain insight into the delay dependence on design and process parameters. The delay model is shown to be accurate enough for practical purposes through Spectre simulations in a wide range of bias, load and design conditions by using a 0.35-μm CMOS process. Performance evaluation of PFSCL gates is carried out by comparison to the traditional SCL logic style. Simulations of a 5-stage ring oscillator in various conditions show that positive feedback allows for a significant speed improvement in several cases.

Keywords

CMOS logic circuits; delay circuits; delay estimation; feedback oscillators; integrated circuit design; integrated circuit modelling; logic design; logic gates; logic simulation; 0.35 micron; CMOS process; PFSCL gates; Positive Feedback Source-Coupled Logic; SCL logic style; Spectre simulation; delay dependence; delay model; feedback loop; ring oscillator; CMOS logic circuits; CMOS process; Circuit simulation; Delay; Feedback; Inverters; Logic circuits; Semiconductor device modeling; Threshold voltage; Topology;

fLanguage

English

Publisher

ieee

Conference_Titel

Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on

Print_ISBN

0-7803-8251-X

Type

conf

DOI

10.1109/ISCAS.2004.1329353

Filename

1329353