A low jitter active body-biasing control-based output buffer in 65nm PD-SOI

This paper proposes a specific low jitter and high speed Output interface which takes advantage of the Partially Depleted Silicon-on-Insulator technology while avoiding its drawbacks related to floating body effects. Thanks to an active body-biasing control technique, the additional jitter related to PD-SOI history effect, as well as the higher static leakage current compared to bulk technology, are more than compensated. In depth analyses are presented to highlight the robustness of this technique with respect to the other solutions considering various capacitive loads and temperatures.