Title :
Wave Pipelined Circuits Synthesis
Author :
Kim, Woo Jin ; Kim, Yong-Bin
Author_Institution :
Adv. Micro Devices, Boxborough, MA
Abstract :
Wave pipelining is a technique which can be used to speed up the circuit without insertion of storage elements, but because of that fact, needs to be more tightly controlled when being designed. This paper - taking the wave pipeline design constraints into account - looks to automate the generation of wave pipelined design netlists through synthesis and delay balancing scripts. The results show less than 20% delay deviation between maximum and minimum delays which was the target criteria and is comparable to numbers from hand-crafted designs
Keywords :
VLSI; high level synthesis; logic design; VLSI; delay balancing scripts; design automation; storage elements; wave pipelined circuits synthesis; wave pipelining; Automatic control; Character generation; Circuit synthesis; Clocks; Design automation; Frequency; Logic; Pipeline processing; Propagation delay; Signal synthesis; Desiggn Automation; VLSI; Wave Pipeline;
Conference_Titel :
Instrumentation and Measurement Technology Conference, 2005. IMTC 2005. Proceedings of the IEEE
Conference_Location :
Ottawa, Ont.
Print_ISBN :
0-7803-8879-8
DOI :
10.1109/IMTC.2005.1604063