A 9.95–11.5Gb/s full rate CDR with jitter attenuation PLL in 65-nm CMOS technology

A PLL based clock and data recovery (CDR) circuit aided with jitter attenuation PLL using 65-nm CMOS technology is presented in this paper. The CDR employs a dual-loop architecture where the frequency-locked loop acts as an acquisition aid to the phase-locked loop. The two loops share the charge-pump (CP), the LC voltage-controlled oscillator (VCO) and the loop filter through a multiplexer (MUX) and a lock detector (LD). An additional jitter attenuation PLL is used to simultaneously meet jitter tolerance and jitter transfer specifications defined in G.8251 of optical transport network (ITU-T OTN). The simulation results show that the peak-to-peak jitter of the recovered clock and data is 5.17ps and is 2.3ps respectively. The core of the whole chip consumes 72mA current from a 1.0V supply.