An embedded global addressing technique for scalable neural architectures

This paper proposes an embedded addressing technique suitable for chip-set based scalable neural network systems. A detailed hardware design and the corresponding algorithms are developed. The novel feature of the developed technique is that it effectively eliminates the need for all off-chip address decoding hardware, making the overall system self-contained. Moreover, this technique makes hardware scalability easier to implement than other standard addressing schemes.