Title :
A retiming based relaxation heuristic for resource-constrained loop pipelining
Author :
Srinivasan, V. ; Vemuri, Ranga
Author_Institution :
Digital Design Environ. Lab., Cincinnati Univ., OH, USA
Abstract :
This paper presents a fast and efficient heuristic for pipelining a loop under resource-constraints. The loop is represented as a dependence graph, G whose nodes are operations that are bound to available resources and edges denote the data dependencies between the operations. The data dependencies restrict the degree of parallelism that can be achieved while scheduling the graph. We propose a fast retiming based graph transformation technique which relates the data dependencies in the graph while maintaining functional equivalence. Relaxing data dependencies provides more flexibility for the scheduler to schedule operations, thereby leading to faster throughput. Our objective is to obtain a retimed graph which when scheduled achieves an optimal/near-optimal pipelined steady state throughput. A detailed algorithm is presented to solve the problem. We provide results that illustrate the effectiveness of our algorithm
Keywords :
graph theory; high level synthesis; pipeline processing; scheduling; timing; CAD; data dependencies; dependence graph; fast retiming based graph transformation; near-optimal pipelined steady state throughput; optimal pipelined steady state throughput; resource-constrained loop pipelining; retimed graph; retiming based relaxation heuristic; scheduling; Chaos; Circuits; Clocks; Contracts; Environmental economics; Monitoring; Pipeline processing; Processor scheduling; Steady-state; Throughput;
Conference_Titel :
VLSI Design, 1998. Proceedings., 1998 Eleventh International Conference on
Conference_Location :
Chennai
Print_ISBN :
0-8186-8224-8
DOI :
10.1109/ICVD.1998.646646