FPGA-based hardware in the loop validation for fault tolerant three-phase active filter

This paper proposes a new robust fast power switch fault detection and compensation for a three phase shunt active filter without redundant leg. The approach introduced in this paper minimizes the time interval between the fault occurrences and its diagnosis. This paper demonstrates the possibility to detect a faulty switch of the active filter in less than 10 mus by using simultaneously a ldquotime criterionrdquo and a ldquovoltage criterionrdquo without false fault detection due to power semiconductors switching. In order to attain this short detection time a FPGA (field programmable gate array) is used. After fault detection, the classical three-leg shunt active filter is reconfigured in a two-leg topology. In this case the faulty phase is connected to the middle point of the DC bus. The studied fault detection method is implemented using a FPGA and experimentally validated. The experimental results based on ldquoFPGA in the looprdquo hardware prototyping show good agreement with theoretically analyses.