Title :
Improving branch prediction accuracy by reducing pattern history table interference
Author :
Chang, Po-Yung ; Evers, Marius ; Patt, Yale N.
Author_Institution :
Dept. of Electr. Eng. & Comput. Sci., Michigan Univ., Ann Arbor, MI, USA
Abstract :
Today´s deeply pipelined, superscalar processors rely on accurate branch prediction in order to approach their performance potential. Branch mispredictions result in a flushing of the speculative information in the pipeline, thus limiting the amount of useful work that can be done. The 2-level branch predictors have been shown to achieve high prediction accuracy. However, it has also been shown that there is a high degree of pattern history table interference in 2-level branch predictors and that the interference generally has a negative effect on the prediction accuracy. This paper introduces a method for reducing the pattern history table interference by dynamically identifying some easily predictable branches and inhibiting the pattern history table update for these branches. We show how this technique reduces pattern history table interference for two versions of the 2-level branch predictor and that this significantly improves branch prediction accuracy for the SPEC 95 benchmarks. In particular, we eliminate up to 30% of the mispredictions for the gcc benchmark
Keywords :
parallel architectures; performance evaluation; pipeline processing; 2-level branch predictors; SPEC 95 benchmarks; branch prediction accuracy; gcc benchmark; pattern history table interference; performance potential; pipelined processors; superscalar processors; Accuracy; Frequency; History; Interference; Shift registers;
Conference_Titel :
Parallel Architectures and Compilation Techniques, 1996., Proceedings of the 1996 Conference on
Conference_Location :
Boston, MA
Print_ISBN :
0-8186-7633-7
DOI :
10.1109/PACT.1996.554029