DocumentCode
3410472
Title
Improved implementation of a modified Discrete Cosine Transform on low-cost FPGA
Author
Belkouch, S. ; El Aakif, M. ; Ouahman, A. Ait ; Hassani, M.M.
Author_Institution
Embedded Syst. & Digital Control Lab., Univ. of Cadi Ayyad, Marrakech, Morocco
fYear
2010
fDate
Sept. 30 2010-Oct. 2 2010
Firstpage
1
Lastpage
4
Abstract
In this paper, Discrete Cosine Transform hardware implementations are performed using two different modified Loeffler algorithms and are compared to the original one. The arithmetic modifications are presented and the correspondent algorithms are synthesized and implemented on a low-cost FPGA. The results show a significant increase of the maximum frequency operation with a new proposed modified Loeffler algorithm.
Keywords
discrete cosine transforms; field programmable gate arrays; DCT; low-cost FPGA; modified Loeffler algorithms; modified discrete cosine transform; Algorithm design and analysis; Discrete cosine transforms; Field programmable gate arrays; Flow graphs; OFDM; Quantization; Compression; Discrete Cosine Transform; FPGA; Flow Graph Arithmetic;
fLanguage
English
Publisher
ieee
Conference_Titel
I/V Communications and Mobile Network (ISVC), 2010 5th International Symposium on
Conference_Location
Rabat
Print_ISBN
978-1-4244-5996-4
Type
conf
DOI
10.1109/ISVC.2010.5656248
Filename
5656248
Link To Document