DocumentCode
3414612
Title
A generic 350 Mb/s turbo-codec based on a 16-states SISO decoder
Author
Urard, P. ; Paumier, L. ; Lantreibecq, E. ; Michel, Holger ; Coates, Brandon ; Gupta, Bharat
Author_Institution
STMicroelectronics, Crolles, France
fYear
2004
fDate
15-19 Feb. 2004
Firstpage
424
Abstract
The implementation of a 350 Mb/s 16-state SISO turbo decoder and its corresponding coder are described. It performs within 1.8 dB of Shannon´s limit in terms of error correction. Implemented in 0.13 μm low-leakage technology, this codec occupies 10 mm2 and is designed using a Matlab-to-RTL design flow.
Keywords
circuit CAD; codecs; error correction; integrated circuit design; leakage currents; turbo codes; 0.13 micron; 350 Mbit/s; Matlab-to-RTL design flow; Shannon error correction limit; codec design; generic turbo-codec; low-leakage technology; multi-state SISO decoder; Algorithm design and analysis; Arithmetic; Clocks; Decoding; Design methodology; Frequency; Quadrature phase shift keying; Throughput; Turbo codes; Viterbi algorithm;
fLanguage
English
Publisher
ieee
Conference_Titel
Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International
ISSN
0193-6530
Print_ISBN
0-7803-8267-6
Type
conf
DOI
10.1109/ISSCC.2004.1332775
Filename
1332775
Link To Document