Effect of interlayer insulation on CdSe junction capacitance under reverse bias

CdSe devices were fabricated in batches by laying interlayer insulation of different thickness between cadmium and selenium layers. The manifestations of such insulation thickness on device capacitance and shunt resistance under reverse bias condition are investigated. It is reported that insulation does not affect the impurity profile. Device simulation with experimental verification is presented