DocumentCode
34382
Title
Associative Memory for L1 Track Triggering in LHC Environment
Author
Annovi, A. ; Broccolo, G. ; Ciocci, A. ; Giannetti, P. ; Ligabue, F. ; Magalotti, D. ; Nappi, A. ; Dell´Orso, M. ; Dell´Orso, R. ; Palla, F. ; Pedreschi, E. ; Piendibene, M. ; Servoli, L. ; Taroni, Silvia ; Volpi, G.
Author_Institution
INFN LNF, Frascati, Italy
Volume
60
Issue
5
fYear
2013
fDate
Oct. 2013
Firstpage
3627
Lastpage
3632
Abstract
The CDF Associative-Memory device (AM), proven technology developed for the Silicon-Vertex-Trigger at the CDF experiment, is one of the proposed solutions at the LHC for track reconstruction at level-1 in the HL-LHC upgrade, for very high-luminosity conditions (hundreds proton-proton collisions every 25 ns, at 5×1034 cm- 2 sec- 1). This luminosity requires a drastic revision of the existing trigger strategies. In the CMS experiment, one of the identified challenges for future upgrades is the capability of using already at L1 the tracker information to trigger events. Simulation studies show that this can be achieved by correlating hits on two closely spaced silicon strip sensors. This strategy requires massive computing power, to minimize the online execution time of complex tracking algorithms and the “combinatorial challenge.” The AM allows to compare the tracker information of each event to pre-calculated “expectations” (pattern matching) in a so short time that tracks can contribute to the trigger decision. One of the main challenges for the CMS tracker is the latency due to the tracker data distribution to the AM processors. A very parallelized readout architecture and a possible layout are discussed.
Keywords
high energy physics instrumentation computing; pattern recognition; position sensitive particle detectors; readout electronics; AM processors; CDF associative-memory device; CDF experiment; CMS experiment; CMS tracker; HL-LHC upgrade; L1 track triggering; LHC environment; Large Hadron Collider; complex tracking algorithms; massive computing power; online execution time; parallelized readout architecture; proton-proton collisions; silicon-vertex-trigger; track reconstruction; tracker data distribution; trigger events; Associative memory; Clocks; Detectors; Field programmable gate arrays; Large Hadron Collider; Roads; Digital integrated circuits; pattern recognition; trigger circuits;
fLanguage
English
Journal_Title
Nuclear Science, IEEE Transactions on
Publisher
ieee
ISSN
0018-9499
Type
jour
DOI
10.1109/TNS.2013.2281268
Filename
6616590
Link To Document