DocumentCode :
34478
Title :
Pipelined Architectures for Real-Valued FFT and Hermitian-Symmetric IFFT With Real Datapaths
Author :
Salehi, S. Ahmad ; Amirfattahi, R. ; Parhi, Keshab
Author_Institution :
Dept. of Electr. & Comput. Eng., Isfahan Univ. of Technol., Isfahan, Iran
Volume :
60
Issue :
8
fYear :
2013
fDate :
Aug. 2013
Firstpage :
507
Lastpage :
511
Abstract :
This brief presents novel parallel pipelined architectures for the computation of the fast Fourier transform (FFT) of real signals and inverse FFT of Hermitian-symmetric signals using only real datapaths. The real FFT structure is transformed by transferring twiddle factors to subsequent stages, such that each stage in the proposed flow graph contains one column of butterfly units and one column of twiddle factor blocks, and each column of the flow graph contains only N samples. This is a key requirement for the design of architectures that are based on only real datapaths. This structure is then mapped to pipelined architectures. The proposed architectures can be used with any FFT size or level of parallelism, which is a power of two. A systematic method to design architectures for FFTs with different levels of parallelism and radix values is presented. By modifying the FFT flow graph for real-valued samples, this methodology leads to architectures with fewer adders, delays, and interconnections.
Keywords :
digital arithmetic; fast Fourier transforms; flow graphs; hypercube networks; inverse transforms; parallel architectures; pipeline processing; FFT flow graph; FFT size; Hermitian-symmetric IFFT; Hermitian-symmetric signal; adders; architecture design; butterfly unit; delays; fast Fourier transform; interconnections; inverse FFT; parallel pipelined architecture; parallelism level; radix value; real FFT structure; real datapath; real signals; real-valued FFT; twiddle factor block; Algorithm design and analysis; Computer architecture; Delays; Hardware; Parallel processing; Switches; Very large scale integration; Fast Fourier transform (FFT); Hermitian-symmetric inverse FFT (IFFT); IFFT; parallel processing; pipelining; real FFT (RFFT); real datapath;
fLanguage :
English
Journal_Title :
Circuits and Systems II: Express Briefs, IEEE Transactions on
Publisher :
ieee
ISSN :
1549-7747
Type :
jour
DOI :
10.1109/TCSII.2013.2268411
Filename :
6557517
Link To Document :
بازگشت