Title :
An instruction-level analytical power model for designing the low power systems on a chip
Author :
Luo, Rong ; Luo, Long ; Yang, Huazhong ; Yuan Xie
Author_Institution :
Dept. of Electron. Eng., Tsinghua Univ., Beijing
Abstract :
In this paper, an instruction-level analytical power model for the low power systems on a chip (SoC) is proposed. The inter-instruction effects are obtained with combining different instructions for program running in a processor, such as DSP, CPU for embedded SoC. Variations in base costs as different operands and addresses are also observed. Finally, power consumption of one section of DSP program is measured and compared with the estimated value by our model, which shows that the proposed model is simple and effective for estimating the power consumption of program and it is useful for further software/hardware co-design of SoC
Keywords :
hardware-software codesign; low-power electronics; microprogramming; system-on-chip; DSP program; embedded SoC; instruction-level analytical power model; inter-instruction effects; low power systems on a chip; power consumption; software-hardware co-design; Analytical models; Costs; Digital signal processing chips; Energy consumption; Power measurement; Power system analysis computing; Power system modeling; Semiconductor device measurement; Software measurement; System-on-a-chip; Instruction-level; Power Model; Processors; SoC;
Conference_Titel :
ASIC, 2005. ASICON 2005. 6th International Conference On
Conference_Location :
Shanghai
Print_ISBN :
0-7803-9210-8
DOI :
10.1109/ICASIC.2005.1611515