DocumentCode
347643
Title
Statistical threshold formulation for dynamic Idd test
Author
Jiang, Wanli ; Vinnakota, Bapiraju
Author_Institution
Guidant Corp., St. Paul, MN, USA
fYear
1999
fDate
1999
Firstpage
57
Lastpage
66
Abstract
Process variations degrade the resolution and consequently the fault coverage of Idd test techniques. We develop statistical techniques to set thresholds in a dynamic Idd test process. The techniques use principal component analysis to identify process corners and compute statistical models. Our techniques are applied to average current-based dynamic test and to test based on the energy consumption ratio. We demonstrate that our techniques lead to computationally efficient methods to set accurate thresholds without either significant yield or fault coverage loss. To the best of our knowledge, this is the first systematic technique to set thresholds for a dynamic Idd test method
Keywords
CMOS digital integrated circuits; automatic testing; built-in self test; electric current measurement; integrated circuit testing; leakage currents; principal component analysis; MOSFET modeling; computationally efficient methods; current-based dynamic test averaging; dynamic Idd test; energy consumption ratio; fault coverage; leakage currents; principal component analysis; process corners; process models; process variations; statistical models; statistical threshold formulation; Circuit faults; Circuit testing; Current measurement; Current supplies; Electrical fault detection; Fabrication; Fault detection; MOSFET circuits; Monitoring; Principal component analysis;
fLanguage
English
Publisher
ieee
Conference_Titel
Test Conference, 1999. Proceedings. International
Conference_Location
Atlantic City, NJ
ISSN
1089-3539
Print_ISBN
0-7803-5753-1
Type
conf
DOI
10.1109/TEST.1999.805614
Filename
805614
Link To Document