DocumentCode
3491603
Title
An 11-bit 8.6GHz direct digital synthesizer MMIC with 10-bit segmented nonlinear DAC
Author
Geng, Xueyang ; Yu, Xuefeng ; Dai, Fa Foster ; Irwin, J. David ; Jaeger, Richard C.
Author_Institution
Dept. of Electr. & Comput. Eng., Auburn Univ., Auburn, AL
fYear
2008
fDate
15-19 Sept. 2008
Firstpage
362
Lastpage
365
Abstract
This paper presents a low power, high speed and high resolution SiGe DDS MMIC with 11-bit phase and 10-bit amplitude resolutions. Using more than twenty thousand transistors, including an 11-bit pipeline accumulator, a 6-bit coarse DAC and seven 3-bit fine DACs, the core area of the DDS is 3 times 2.5 mm2. The maximum clock frequency was measured at 8.6 GHz with 4.2958 GHz output. The DDS consumes a power of 4.8 W under a 3.3 V power supply. It achieves the best reported phase and amplitude resolutions and the best power efficiency figure of merit (FOM) 182 GHz ldr 2ENOB/W. The measured SFDR is approximately 40 dBc with 4.2958 GHz Nyquist output and 48 dBc with 4.2 MHz output at the maximum clock frequency of 8.6 GHz. The chip was measured using LCC-52 packages.
Keywords
Ge-Si alloys; MMIC; digital-analogue conversion; direct digital synthesis; low-power electronics; LCC-52 packages; Nyquist output; SiGe; direct digital synthesizer MMIC; frequency 8.6 GHz; high resolution DDS MMIC; high speed DDS MMIC; low power DDS MMIC; pipeline accumulator; power 4.8 W; segmented nonlinear DAC; voltage 3.3 V; word length 10 bit; word length 11 bit; Clocks; Frequency measurement; Germanium silicon alloys; MMICs; Pipelines; Power measurement; Power supplies; Semiconductor device measurement; Silicon germanium; Synthesizers;
fLanguage
English
Publisher
ieee
Conference_Titel
Solid-State Circuits Conference, 2008. ESSCIRC 2008. 34th European
Conference_Location
Edinburgh
ISSN
1930-8833
Print_ISBN
978-1-4244-2361-3
Electronic_ISBN
1930-8833
Type
conf
DOI
10.1109/ESSCIRC.2008.4681867
Filename
4681867
Link To Document