DocumentCode :
3495478
Title :
A result forwarding mechanism for asynchronous pipelined systems
Author :
Gilbert, D.A. ; Garside, J.D.
Author_Institution :
Dept. of Comput. Sci., Manchester Univ., UK
fYear :
1997
fDate :
7-10 Apr 1997
Firstpage :
2
Lastpage :
11
Abstract :
Modern, fast microprocessors are deeply pipelined to enhance their performance. Thus they cannot afford to wait for each instruction to complete before starting the next. When inter-instruction dependencies are encountered it is essential that data are forwarded from their point of production to where they are needed as rapidly as possible. This has been a problem in asynchronous processors because of the lack of synchronisation between the units producing and consuming the data. This paper presents a solution to this problem. The mechanism described allows the depth of speculative execution to be increased, improving memory efficiency by hiding the load latency yet still allowing precise exceptions
Keywords :
computer architecture; instruction sets; pipeline processing; synchronisation; asynchronous pipelined systems; load latency; microprocessors; result forwarding mechanism; speculative execution; synchronisation; Computer science; Delay; Electronic switching systems; Hardware; Microprocessors; Out of order; Production; Registers; Synchronization; Writing;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Advanced Research in Asynchronous Circuits and Systems, 1997. Proceedings., Third International Symposium on
Conference_Location :
Eindhoven
Print_ISBN :
0-8186-7922-0
Type :
conf
DOI :
10.1109/ASYNC.1997.587137
Filename :
587137
Link To Document :
بازگشت