Logical effort based design exploration of 64-bit adders using a mixed dynamic-CMOS/threshold-logic approach

This paper presents the design exploration of CMOS 64-bit adders designed using threshold logic gates based on systematic transistor level delay estimation using logical effort (LE). The adders are hybrid designs consisting of domino and the recently proposed charge recycling threshold logic (CRTL). The delay evaluation is based LE modelling of the delay of the domino and CRTL gates. From the initial estimations, we select the 8-bit sparse carry lookahead/carry-select scheme. Simulations indicate a delay of less than 5 FO4 or 17% faster than the nearest domino design.