DocumentCode
3509197
Title
A-B Nodes Classification for Power Estimation
Author
Todorovich, Elías ; Boemo, Eduardo
Author_Institution
Univ. Autonoma de Madrid, Madrid
fYear
2006
fDate
28-30 Aug. 2006
Firstpage
1
Lastpage
6
Abstract
In this paper, an optimization for the classical statistical power estimation method is proposed. This technique is applied to the individual nodes. The optimization is based on two observations. Firstly, a small percentage of both the nodes and the estimated power requires nearly a half of the total simulation time. On the other hand, the statistical method produces results with better accuracy than those specified by the user. This additional precision enables to reduce the run time for the slow convergence nodes with no loss of accuracy. A simple partitioning of the nodes into two groups, A and B, with normal and high computational cost respectively, leads to a modified stopping criterion with dramatic savings in the run time.
Keywords
field programmable gate arrays; power aware computing; power consumption; statistical analysis; VLSI circuits; nodes partitioning; power consumption; power-aware design; statistical power estimation method; Circuits; Computational efficiency; Convergence; Delay; Energy consumption; Field programmable gate arrays; Optimization methods; Power engineering and energy; Probability; Statistical analysis;
fLanguage
English
Publisher
ieee
Conference_Titel
Field Programmable Logic and Applications, 2006. FPL '06. International Conference on
Conference_Location
Madrid
Print_ISBN
1-4244-0312-X
Type
conf
DOI
10.1109/FPL.2006.311318
Filename
4101080
Link To Document