DocumentCode
351944
Title
Software performance estimation strategies in a system-level design tool
Author
Bammi, Jwahar R. ; Harcourt, Edwin ; Kruitzer, W. ; Lavagno, Luciano ; Lazarescu, Mihai T.
Author_Institution
Cadence Design Syst. Inc., San Jose, CA, USA
fYear
2000
fDate
5-5 May 2000
Firstpage
82
Lastpage
86
Abstract
High-level cost and performance estimation, coupled with a fast hardware/software co-simulation framework, is a key enabler to a fast embedded system design cycle. Unfortunately, the problem of deriving such estimates without a detailed implementation available is difficult. In this paper we describe two approaches to solve software cost and performance estimation problem, and how they are used in an embedded system design environment. A source-based approach uses compilation onto a virtual instruction set, and allows one to quickly obtain estimates without the need for a compiler for the target processor. An object-based approach translates the assembler generated by the target compiler to "assembler-level," functionally equivalent C. In both cases the code is annotated with timing and other execution related information (e.g., estimated memory accesses) and is used as a precise, yet fast, software simulation model. We contrast the precision and speed of these two techniques comparing them with those obtainable by a state-of-the-art cycle-based processor model.
Keywords
hardware-software codesign; software performance evaluation; embedded system design; hardware/software co-simulation; performance estimation; system-level design; target compiler;
fLanguage
English
Publisher
ieee
Conference_Titel
Hardware/Software Codesign, 2000. CODES 2000. Proceedings of the Eighth International Workshop on
Conference_Location
San Diego, CA, USA
Print_ISBN
1-58113-268-9
Type
conf
Filename
843712
Link To Document