Title :
A novel low-power reconfigurable FFT processor
Author :
Zhao, Yutian ; Erdogan, Ahmet T. ; Arslan, Tughrul
Author_Institution :
Sch. of Eng. & Electron., Edinburgh Univ., UK
Abstract :
A novel, low-power, reconfigurable FFT processor is proposed. The architecture is served as a scalable IP core which is suitable for system-on-chip applications. The system can be configured as 16-point to 1024-point FFT. Flexibility is added to address the generation block, coefficient memory block and data memory block. Two switch blocks are implemented to route data and addresses to the right memory blocks. Compared with a conventional ASIC FFT processor, this FFT processor is characterized by having reconfigurability; compared with an FFT processor which is mapped onto a general purpose reconfigurable architecture, it has lower-power and smaller area consumption.
Keywords :
fast Fourier transforms; low-power electronics; network routing; power consumption; reconfigurable architectures; system-on-chip; ASIC FFT processor; area consumption; coefficient memory block; data memory block; flexibility; generation block; low-power FFT processor; low-power reconfigurable FFT processor; power consumption; routing; switch blocks; system-on-chip; Clustering algorithms; Computer architecture; Costs; Digital signal processing; Energy consumption; Field programmable gate arrays; Hardware; Reconfigurable architectures; Signal processing algorithms; Switches;
Conference_Titel :
Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on
Print_ISBN :
0-7803-8834-8
DOI :
10.1109/ISCAS.2005.1464519
