DocumentCode :
3542791
Title :
Pipelining technique for energy-aware datapaths
Author :
Huang, Wei-Sheng ; Lin, Tay-Jyi ; Ou, Shih-Hao ; Liu, Chih-Wei ; Jen, Chien-Wei
Author_Institution :
Dept. of Electron. Eng., Nat. Chiao Tung Univ., Hsinchu, Taiwan
fYear :
2005
fDate :
23-26 May 2005
Firstpage :
1218
Abstract :
This paper presents a novel method to improve the energy awareness of the pipelined datapaths for varying throughputs. It activates the pipeline registers only when necessary; i.e. a data item can bypass the pipeline registers when the operation is free of race from the succeeding one, and when the glitch is minimal. Then, the clock pulses of the unused pipeline registers are gated to reduce the energy dissipation. Compared to the conventional clock gating approach, our proposed on-demand pipelining eliminates all redundant clock pulses whenever the peak datarate is not reached. Moreover, our method has a constant input-to-output latency for all operation modes, which significantly simplifies the integration tasks. In our simulations, the proposed on-demand pipelining saves up to 80% energy of conventional pipelined datapaths, and it can reduce about 34%∼39% energy dissipation of those with gated-clock only.
Keywords :
logic design; low-power electronics; pipeline processing; clock pulse gating; conditionally activated pipeline registers; constant input/output latency; energy dissipation reduction; energy-aware datapaths; on-demand pipelining; power aware design; Circuits; Clocks; Data engineering; Delay; Energy consumption; Energy dissipation; Pipeline processing; Registers; Throughput; Voltage;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on
Print_ISBN :
0-7803-8834-8
Type :
conf
DOI :
10.1109/ISCAS.2005.1464813
Filename :
1464813
Link To Document :
بازگشت