Title :
Performance-driven placement for design of rotation and right arithmetic shifters in monolithic 3D ICs
Author :
Hao Zhuang ; Jingwei Lu ; Samadi, Kambiz ; Yang Du ; Chung-kuan Cheng
Author_Institution :
Dept. of Comput. Sci. & Eng., Univ. of California, San Diego, La Jolla, CA, USA
Abstract :
Recent advances in three-dimensional integrated circuits (3D-ICs) offer a new dimension of design exploration at traditional physical architecture of datapath components. The emerging monolithic inter-tier vias (MIVs) provides more advantages over through-silicon vias (TSVs) in terms of higher integration density and lower design overhead. In this work, we develop a performance-driven framework which uses simulated annealing to produce gate-level 3D placement layout for rotation shifter and right arithmetic shifter design. Compared to the optimum 2D layout, the critical path of our solution is much shorter with limited overhead on total wirelength. Our work indicates that by gatelevel 3D-IC integration, the new physical dimension can be well leveraged with improvement on both performance and power of shifter design.
Keywords :
digital arithmetic; integrated circuit interconnections; integrated circuit layout; simulated annealing; three-dimensional integrated circuits; 3D IC; MIV; TSV; datapath components; design exploration; design overhead; gate-level 3D placement layout; integration density; monolithic 3D integrated circuits; monolithic inter-tier via; optimum 2D layout; performance driven placement; right arithmetic shifter design; right arithmetic shifters; rotation shifter; simulated annealing; through-silicon via; Capacitance; Delays; Logic gates; Optimization; Three-dimensional displays; Wires;
Conference_Titel :
Communications, Circuits and Systems (ICCCAS), 2013 International Conference on
Conference_Location :
Chengdu
Print_ISBN :
978-1-4799-3050-0
DOI :
10.1109/ICCCAS.2013.6765395