Effects of channel potential modulation in narrow channel CCD shift registers

Channel potential modulation due to narrow width effects is shown to create undesired voltage barriers at the corner turn of CCD Serial Parallel Serial Shift Registers. A scheme is shown to measure this barrier accurately and estimate the trapped charge. Experimentally measured trapped charge agrees with the estimated trapped charge within 65%. The accuracy is being limited by the accuracy to which the trapping area can be estimated.