DocumentCode
3556086
Title
Monolithically integrated In0.53 Ga0.47 As-PIN/InP-MISFET photoreceiver
Author
Kasahara, K. ; Hayashi, J. ; Makita, K. ; Taguchi, K. ; Suzuki, A. ; Nomura, H. ; Matushita, H.
Author_Institution
NEC Corporation, Kawasaki, Japan
Volume
29
fYear
1983
fDate
1983
Firstpage
475
Lastpage
477
Abstract
This paper describes a monolithically integrated In0.53 Ga0.47 As PIN-InP/MISFET photoreceiver on a semiinsulating substrate. After growing a heavily doped FET contact layer by LPE, a photodiode absorbing layer was grown by VPE, which has resulted in simultaneously achieving a low PIN capacitance and low gate-source resistance. An absorbing layer carrier concentration, as low as 3 × 1015cm-3, has been obtained. Junction capacitance was 0.5 pF at-6V. The photodiode has an InP window layer. The responsivities were almost flat in the spectral range between 1.1 and 1.55 µm. The FET gate was about 3.5 µm long and 400 µm wide. Effective FET mobility was estimated at around 1000 cm2.V-1.S-1. Receiver sensitivities were measured at 100 Mb/s.
Keywords
Capacitance; Etching; FETs; Indium phosphide; JFETs; MISFETs; Optical receivers; Photodiodes; Preamplifiers; Temperature;
fLanguage
English
Publisher
ieee
Conference_Titel
Electron Devices Meeting, 1983 International
Type
conf
DOI
10.1109/IEDM.1983.190546
Filename
1483671
Link To Document