DocumentCode
3556502
Title
A sub-200 picosecond GaAs sample-and-hold circuit for a multi-gigasample/second integrated circuit
Author
Swierkowski, Steve ; Mayeda, Kay ; Cooper, Greg ; McConaghy, Chuck
Author_Institution
Lawrence Livermore National Laboratory, Livermore, California
Volume
31
fYear
1985
fDate
1985
Firstpage
272
Lastpage
275
Abstract
We report initial results on a digital/analog, 1-micron gate GaAs MESFET IC whose purpose is to record with bandwidths exceeding 1 GHz nonrepetitive analog transient waveforms of a few nanoseconds duration. Specialized buffered-fet logic digital circuits with Tpd as low as 70 psec generate a pulse burst that strobe a series of 20 linear gate sample-and-hold circuits. These 3-gate MESFET sampling circuits have demonstrated sampling apertures of less than 200 psec, without pretriggering required. Backgating effects on the circuit design and performance and high speed techniques are reviewed. Earlier work (1) on this scheme has been extended from 1nsec step inputs to 100 psec and variable biasing in the linear gate circuit has been added.
Keywords
Analog integrated circuits; Bandwidth; Digital circuits; Digital integrated circuits; Gallium arsenide; Logic circuits; MESFET integrated circuits; Pulse circuits; Pulse generation; Sampling methods;
fLanguage
English
Publisher
ieee
Conference_Titel
Electron Devices Meeting, 1985 International
Type
conf
DOI
10.1109/IEDM.1985.190949
Filename
1485499
Link To Document