Efficient architecture and implementation of PHY WLAN receiver on reconfigurable platforms

This paper presents the design, implementation and validation of PHYsical Layer WLAN Receiver customised for IEEE 802.11a/g standards. Since the performance requirements for receiver are fixed, the design strategy was mainly focused on the algorithms chosen for receiver in order to achieve a desired performance and also reduction in hardware cost and latency.