Title :
A novel 4T XOR based 1 bit full adder design
Author :
Singh, Neeraj Kumar ; Sharma, Purnima Kumari
Author_Institution :
Dept. of Electron. & Commun. Eng, North Eastern Regional Inst. of Sci. & Technol., Itanagar, India
Abstract :
This paper puts forward a methodology for designing 1 bit full adder using a newly proposed 4T xor gate. The 4T xor gate is formed of 2 pMOS and 2 nMOS transistors. The sum is formed using 2 xor gate and the carry is formed using a 2T mux. The resulting 1 bit full adder is made up of 10 transistors. The simulation is done using Cadence Virtuoso Simulator using 180nm technology and 1.8V power supply. The results show the efficiency of the design.
Keywords :
MOSFET; adders; logic design; logic gates; 1 bit full adder design; 2T mux; 4T xor gate; Cadence Virtuoso Simulator; nMOS transistors; pMOS transistors; voltage 1.8 V; Adders; CMOS integrated circuits; CMOS technology; Logic gates; Transient response; Transistors; Very large scale integration; carry; full adder; mux; sum; xor;
Conference_Titel :
Convergence of Technology (I2CT), 2014 International Conference for
Print_ISBN :
978-1-4799-3758-5
DOI :
10.1109/I2CT.2014.7092062
