DocumentCode :
3592901
Title :
Copper power pad design challenges for robust and high energy efficient packages
Author :
Hoe Jian Chong ; Dimatira, Jeramie
Author_Institution :
SCG Ind. (M) Sdn. Bhd., ON Semicond., Seremban, Malaysia
fYear :
2014
Firstpage :
1
Lastpage :
6
Abstract :
Current technology trend demands not only for high efficiency but also for portable devices, devices which can be carried and access anywhere and everywhere. This continues drives semiconductor´s package towards miniaturization. One way is by placing active circuitry underneath the bond pads, this will reduce the die size, hence achieve lower cost per chip. This technology has led to the development of a more robust top metal that can withstand the high ultrasonic energy being applied in the bond pad. The use of thick copper power metallization in package design had shown significant benefits over the conventional aluminum top metal. Copper power metallization is a stack layer of thick copper (10um), nickel (2.0um) and gold (0.5um) plated over the top passivation layer. These prominently improve the overall device electrical performance with higher efficiency and lower Rds(on) by offering metallization with lower resistance and enables die size reduction of 10~25% and provides flexibility which allows assembly of thicker bonding wires for high power applications. In copper power metallization, it helps in bondability and improves structural robustness especially with copper wire for underlying circuitry during the process. This paper presents the unique structure of this pad metallization, the challenges from die design phase and also looked at potential issues concerning passivation cracks and pad corrosions. This paper will also tackle how a stack layer of CuNiAu mitigates issues which are commonly encountered with Cu-Al bonding system (aluminum splash out issue, pad cratering and galvanic corrosion). The overall component interface integrity for this new metallization is unknown to us. Detail simulations were carried out to understand the system stress generated between the copper power pad and silicon (Si) die which affect the passivation integrity as well. Detail characterizations will be discussed to understand the ratcheting mechanism and its resolution. As- essment on package integrity with Moisture Level Sensitive (MSL1) condition was done to ensure it is well integrated with currently assembly process and material used with no delamination found.
Keywords :
aluminium; assembling; bonding processes; copper; corrosion; cracks; gold; nickel; passivation; semiconductor device metallisation; semiconductor device packaging; CuNiAu; MSL1 condition; active circuitry; aluminum splash out issue; aluminum top metal; assembly process; bond pads; bondability; bonding wires; component interface integrity; copper power metallization; copper power pad design challenge; copper-aluminium bonding system; device electrical performance; die design phase; die size reduction; galvanic corrosion; gold; high-energy-efficient packages; moisture level sensitive condition; nickel; package design; pad corrosions; pad cratering; passivation cracks; passivation integrity; portable devices; ratcheting mechanism; robust energy-efficient packages; robust top metal; semiconductor package; silicon die; size 0.5 mum; size 10 mum; size 2.0 mum; structural robustness; thick-copper stack layer; top passivation layer; ultrasonic energy; Assembly; Bonding; Copper; Metallization; Passivation; Wires;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Electronics Manufacturing Technology Conference (IEMT), 2014 IEEE 36th International
Type :
conf
DOI :
10.1109/IEMT.2014.7123109
Filename :
7123109
Link To Document :
بازگشت