Computationally Efficient Formulation of Relay Operator for Preisach Hysteresis Modeling

An algebraic expression for the Preisach hysteron, which is a nonideal (delayed) relay operator, is formulated for a computationally efficient real-time implementation. This allows representing the classical scalar Preisach hysteresis (SPH) model as a summation of a large number of weighted hysterons, in which computation can be accomplished in parallel. The latter makes possible an efficient field-programmable gate array (FPGA) or application-specific integrated circuit (ASIC) realization of the SPH model that can be useful for multiple applications. The signal flow, which specifies the model implementation, is provided in the form of the block diagram. The proposed computation of Preisach hysterons, aggregated to the entire Preisach hysteresis model, is evaluated numerically and on a real-time hardware platform.