DocumentCode :
3613519
Title :
An efficient linear algebra SoC design: implementation considerations
Author :
M. Zajc;R. Sernec;J. Tasic
Author_Institution :
Fac. of Electr. Eng., Ljubljana Univ., Slovenia
fYear :
2002
fDate :
6/24/1905 12:00:00 AM
Firstpage :
322
Lastpage :
326
Abstract :
Many recent DSP applications (3G wireless and beyond) use various linear algebra operations to implement required algorithms. These algorithms depend on high data throughput and high-speed computations for real-time performance. Parallel array processing presents a viable computing arrangement for solving such tasks. In the authors´ opinion, the system-on-chip, all-in-one approach to parallel digital signal processing combining the homogeneous processor array with large amounts of data memory will be the core of future embedded digital signal processing applications. We present a modification of a general linear algebra system-solving algorithm that is suitable for SoC implementations. Higher integration and operating frequencies are achievable due to the elimination of long and wide feedback paths, when successively implementing this algorithm. Modification is based on programmable processor array with multithreaded systolic computation capability.
Keywords :
"Linear algebra","Signal processing algorithms","Digital signal processing","Throughput","High performance computing","Array signal processing","Concurrent computing","System-on-a-chip","Frequency","Feedback"
Publisher :
ieee
Conference_Titel :
Electrotechnical Conference, 2002. MELECON 2002. 11th Mediterranean
Print_ISBN :
0-7803-7527-0
Type :
conf
DOI :
10.1109/MELECON.2002.1014582
Filename :
1014582
Link To Document :
بازگشت