Title :
Are our design for testability features fault secure?
Author :
C. Metra;T.M. Mak;M. Omana
Author_Institution :
DEIS, Bologna Univ., Italy
fDate :
6/26/1905 12:00:00 AM
Abstract :
We analyze the risks associated with faults affecting some common design for testability (DFT) features employed within digital products. We will show that some DFT structures may become useless, with consequent dramatic impact on test effectiveness and product quality. We borrow the fault secure property and we will show that it guarantees that no escapes or false acceptance of faulty products may occur because of faults within the DFT structures.
Keywords :
"Design for testability","Circuit faults","Circuit testing","Built-in self-test","Fault detection","Design for disassembly","Flip-flops","Risk analysis","Microelectronics","Silicon"
Conference_Titel :
Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings
Print_ISBN :
0-7695-2085-5
DOI :
10.1109/DATE.2004.1268944