Author_Institution :
Department of Electrical Engineering-Systems, University of Southern California, Los Angeles, CA
Keywords :
"Wire","Logic arrays","Length measurement","Routing","Upper bound","Semiconductor device measurement","Wiring","Integrated circuit modeling","Electric variables measurement","Integrated circuit measurements"